

**Upset Characterization  
of the  
PowerPC405 Hard-Core Processor  
Embedded in Virtex-II Pro  
Field Programmable Gate Arrays**

# Authors



**Gary Swift** **JPL**

Jet Propulsion Laboratory/California Institute of Technology



**Gregory Allen** **JPL**

Jet Propulsion Laboratory/California Institute of Technology



**Farhad Farmanesh** **JPL**

Jet Propulsion Laboratory/California Institute of Technology

# Authors



**Jeffrey George**

The Aerospace Corporation



**David J. Petrick**

NASA / GSFC



**Fayez Chayab**

MDRobotics



# Acknowledgements

The authors gratefully acknowledge the contributions of beam time and support provided by Rocky Koga of The Aerospace Corp. (at LBNL), Greg Miller and Carl Carmichael of Xilinx (at TRIUMF and Texas A&M), David Hiemstra of MDA (at TRIUMF), and Ken LaBel of NASA/GSFC (at IUCF).

Some of the work described herein was performed by the Jet Propulsion Laboratory, California Institute of Technology under contract with NASA with funding from the NASA Electronics Parts Program (NEPP) and NASA ESR&T.

Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not constitute or imply its endorsement by the United States Government or the Jet Propulsion Laboratory, California Institute of Technology.


# Abstract

Shown in this presentation are recent results for the upset susceptibility of the various types of memory elements in the embedded PowerPC405 in the Xilinx V2P40 FPGA. For critical flight designs where configuration upsets are mitigated effectively through appropriate design triplication and configuration scrubbing, these upsets of processor elements can dominate the system error rate. Data from irradiations with both protons and heavy ions are given and compared using available models.

# Device Under Test

The 2VP40 device from the Xilinx Virtex-IIPro family includes two 300 MHz-capable IBM PPC405 processors; this device was irradiated for this work. The device is fabbed in a 130 nm CMOS process with commercial devices on bulk CMOS or a thick epitaxial layer and the Mil/Aero devices on thin-epi CMOS. In addition to the pair of PPC cores and almost 20,000 configurable logic blocks, this FPGA has the following features available for inclusion in a design: 3.5Mb of user RAM, 192 hardware multipliers, 804 I/O's with 12 so-called RocketIO Transceivers capable of speeds up to 3 Gb/s, and 8 digital clock manager blocks. The PPC405 is a 32-bit, integer-only microcontroller cousin to the PPC750 with which it shares its instruction set.

# Device Under Test - Floor Plan




# Device Under Test - Storage Elements

Name	Description	# of bits	Percent
<b>CLB</b>	<b>Configuration SRAM</b>	<b>10,462,828</b>	<b>71.443%</b>
<b>BRAM *</b>	<b>Design-level SRAM</b>	<b>3,538,944</b>	<b>24.165%</b>
<b>FF</b>	<b>Design-level Flip-Flops</b>	<b>38,784</b>	<b>0.265%</b>
<b>-- Total <i>OUTSIDE</i> Processor Cores --</b>		<b>14,040,556</b>	<b>95.873%</b>
<b>I Cache</b>	<b>Instruction Cache</b>	<b>262,144</b>	<b>1.790%</b>
<b>D Cache</b>	<b>Data Cache</b>	<b>262,144</b>	<b>1.790%</b>
<b>GPRs</b>	<b>General Purpose Registers</b>	<b>2,048</b>	<b>0.014%</b>
<b>SPRs</b>	<b>Special Purpose Registers</b>	<b>3,456</b>	<b>0.024%</b>
<b>-- Total <i>INSIDE</i> Processor Cores ** --</b>		<b>529,792</b>	<b>3.618%</b>
<b>gasket</b>	<b>PPC-to-CLB interface</b>	<b>74,592</b>	<b>0.509%</b>
<b>Grand Total</b>		<b>14,644,940</b>	<b>100%</b>

Note that the processor inventory here is incomplete; there are an unknown number of internal control and state machine bits.



# Test Setup



# Test Setup

DUT runs code from triplicated internal block RAM and communicates through triplicated I/O's and (minimal) triplicated gate array “fabric”

Four separate instrumentation legs - each with logging

- Configuration upsets are monitored and scrubbed by ConfigMon
- Upsets in registers and translation look-aside buffers (TLBs) are reported via the functional monitor leg - FuncMon
- Post-beam cache dumps through processor debug port using an Agilent probe (leg not shown)
- Power and temperature monitoring leg

# Test Method


## Pseudo-static

Clocked, but with minimal processor activity  
aka “do little” - see [SwF01]


## Dynamic

Running counter or Dhrystone benchmark [Glo05]  
aka “application” testing


# Static Test Results - Heavy Ions




# Static Test Results - Protons



# Static Test Results - Heavy Ions



# Static Test Results - Protons




# Dynamic Test Results

- Program “hangs” (from hitting an important special purpose register, for example) typically ended irradiation runs.
- Consistent with earlier results [Bez97], dynamic testing yields lower error cross sections than static testing by as much as two orders of magnitude (not all bits are important all the time in running application software).
- At core frequencies up to 300 MHz, there is little dependence on clock frequency.




# Model Comparison Example



PROFIT model with two fitting parameters from [Cla96] and Edmonds model with no fitting parameters from [Edm00]

# Scaling Comparison



# Upset Rates in the GCR Background

Approximate rates of upset in the solar minimum Galactic Cosmic Ray (GCR) background are:

2 configuration upsets per day

2 cache upsets per month

2 register upsets per year

2 SEFIs per century

- Appropriate design triplication combined with active scrubbing eliminates system errors from configuration upsets.
- As a result, cache and processor upsets will be the dominant source of system errors.


# Conclusions

- Static test results are **conservative**  
Bit cross sections times the total number of bits yields too high a result because not all bits are important all the time.
- Dynamic test results are in **frequency independent** regime, at present
- Both PROFIT and Edmonds models **under-predict** proton results  
Using heavy ion data to predict proton results gave a result about four or five times lower than the actual data.
- Scaling feature size by 40% and core voltage by 20% **lowered** the high-LET **cross section** by about a factor of three but did not affect the LET threshold.

# References

- [Bez97] F. Bezerra et al., "Commercial processor single event tests," *RADECS Conf. Data Workshop Record*, 1997, pp. 41-46.
- [Cla96] P. Calvel et al, "An empirical model for predicting proton induced upset," *IEEE Trans. Nucl. Sci.*, vol. NS-43, no. 6, pp. 2827-2832, 1996.
- [Edm00] Larry D. Edmonds, "Proton SEU cross sections derived from heavy-ion test data," *IEEE Trans. Nucl. Sci.*, vol 47, no. 5, 2000.
- [SwF01] G. Swift, F. Farmanesh, et al., "Single Event Upset in the PowerPC750 Processor," *IEEE Trans. Nucl. Sci.*, vol. NS-47, no. 6, pp. 1822-1827, Dec. 2001.
- [Glo05] P. Glover, "Running the Dhrystone 2.1 Benchmark on a Virtex-II Pro PowerPC Processor, Xilinx Application Note 507, July 2005,  
<http://www.xilinx.com/bvdocs/appnotes/xapp507.pdf> .

# Test Setup



# Authors



**Gary Swift** **JPL**

Jet Propulsion Laboratory/California Institute of Technology



**Gregory Allen** **JPL**

Jet Propulsion Laboratory/California Institute of Technology



**Farhad Farmanesh** **JPL**

Jet Propulsion Laboratory/California Institute of Technology